ABSTRACT
A new, real-time, distributed, control and data acquisition system architecture for long duration fusion experiments was developed based on the new optical communications technologies and the “System on a Chip” methodology. The architecture integrates data routing, data storage, real-time data processing and control and data acquisition nodes, interconnected by a switched-packed, gigabit, point-to-point, communications network. The routing nodes provide connections to the autonomous storage and processing nodes through standard network links. The control and data acquisition nodes are connected to the routing nodes by specifically designed optical links which provide both data transport and timing/synchronism support. The acquired data are time stamped and can be dynamically processed for local control or sent to the external storage, the real-time processing or the control nodes. The standard processor and the reconfigurable field programmable gate array included in each node allow the programming of the data reduction, adaptive signal processing, and control algorithms from a high level system description language. All nodes will be controlled through an instrumentation-specific implementation of the Extensible Markup Language. A control and data acquisition node with 32 independent and galvanically isolated analog channels of 16 bits resolution is under development. All input signals are continuously and simultaneously sampled at a rate of 2 MSPS, time stamped, optionally digitally filtered, and stored in a large circular memory buffer. Three other node configuration sets will also be implemented: 16 channels, 20 MSPS, 16 bit; 8 channels, 100 MSPS, 12 bit; 2 channels, 1 GSPS, 8 bit.
- 1. I. Yonekawa, Fusion Eng. Des. 43, 321 (1999). Google ScholarCrossref
- 2. B. Guillerminetand J. How, Fusion Eng. Des. 48, 155 (2000). Google ScholarCrossref
- 3. K. Behleret al., Fusion Eng. Des. 48, 171 (2000). Google ScholarCrossref
- 4. G. B. Patelet al., Fusion Eng. Des. 56–57, 481 (2001). Google ScholarCrossref
- 5. A. Sachenko, Computer Standards Interfaces 24, 97 (2002). Google ScholarCrossref
- 6. W. Luk, V. Lok, and I. Page, Proceedings of IEEE Workshop on FPGAs for Custom Computing Machines, Napa, CA, 1993, edited by D. A. Buell, p. 192. Google Scholar
- 7. J. H. Colletet al., Appl. Opt. 39, 671 (2000). Google ScholarCrossref
- 8. H. Richterand M. Ohlenroth, Fusion Eng. Des. 43, 393 (1999). Google ScholarCrossref
- 9. J. Sousa, Ph.D. thesis, Centro de Fusão Nuclear Instituto Superior Técnico, Portugal, 2002. Google Scholar
- 10. http://www.ece.nwu.edu/cpdc/Match/Match.html. Google Scholar
- 11. A. J. N. Batista, A. Combo, J. Sousa, and C. A. F. Varandas, Fusion Eng. Des. 60, 443 (2002). Google ScholarCrossref
- 12. http://www.xilinx.com/publications/products/v2pro/handbook/index.htm. Google Scholar
- 13. T. Egyediand A. Loeffen, Computer Standards Interfaces 24, 275 (2002). Google ScholarCrossref
- 14. A. Combo et al., “An event-driven reconfigurable real-time processing system for the next generation fusion experiments” presented at the 14th Topical Conference on High Temperature Plasma Diagnostics, 2002. Google Scholar
Please Note: The number of views represents the full text views from December 2016 to date. Article views prior to December 2016 are not included.
